

ADSP-21161N BOM Change Summary

	Stats Singapore - STA (<i>From</i>)	Stats Korea – SK3 (<i>To</i>)
<i>D/A</i>	Ablestik 2000 conductive	Ablestik 2000B conductive
<i>Wire</i>	Au / 1.0 mil	Au / 1.0 mil
<i>EMC</i>	G770	KE-G2280TS
<i>Ball Composition</i>	96.5Sn_3.0Ag_0.5Cu	96.5Sn_3.0Ag_0.5Cu

Assembly Transfer of ADSP-21161N Products to STATS ChipPAC Korea

Qualification Plan Summary for CSP_BGA at STATS ChipPAC Korea

TEST	SPECIFICATION	SAMPLE SIZE	EXPECTED COMPLETION DATE
Temperature Cycle (TC)*	JEDEC <i>JESD22-A104</i>	3 x 77	Oct 2020
Solder Heat Resistance (SHR)*	JEDEC/IPC <i>J-STD-020</i>	3 x 11	Oct 2020
Temperature Humidity Bias (THB)*	JEDEC <i>JESD22-A101</i>	3 x 77	Oct 2020
High Temperature Storage (HTS)	JEDEC <i>JESD22-A103</i>	1 x 45	Oct 2020
Unbiased Highly Accelerated Stress Test (UHAST)*	JEDEC <i>JESD22-A118</i>	3 x 77	Oct 2020

* These samples will be subjected to preconditioning (per J-STD-020 Level 3) prior to the start of the stress test. Level 3 preconditioning consists of the following: 1. Bake – 24 hours at 125°C; 2. Soak – unbiased soak for 192 hours at 30°C, 60%RH; 3. Reflow – three passes through a reflow oven with a peak temperature of 260°C. TC samples will be subjected to wire-pull test after 500 cycles where results should be within specification limits.